# CMAKE generated file: DO NOT EDIT! # Generated by "Unix Makefiles" Generator, CMake Version 3.18 # Default target executed when no arguments are given to make. default_target: all .PHONY : default_target # Allow only one "make -f Makefile2" at a time, but pass parallelism. .NOTPARALLEL: #============================================================================= # Special targets provided by cmake. # Disable implicit rules so canonical targets will work. .SUFFIXES: # Disable VCS-based implicit rules. % : %,v # Disable VCS-based implicit rules. % : RCS/% # Disable VCS-based implicit rules. % : RCS/%,v # Disable VCS-based implicit rules. % : SCCS/s.% # Disable VCS-based implicit rules. % : s.% .SUFFIXES: .hpux_make_needs_suffix_list # Command-line flag to silence nested $(MAKE). $(VERBOSE)MAKESILENT = -s #Suppress display of executed commands. $(VERBOSE).SILENT: # A target that is always out of date. cmake_force: .PHONY : cmake_force #============================================================================= # Set environment variables for the build. # The shell in which to execute make rules. SHELL = /bin/sh # The CMake executable. CMAKE_COMMAND = /usr/bin/cmake # The command to remove a file. RM = /usr/bin/cmake -E rm -f # Escaping for special characters. EQUALS = = # The top-level source directory on which CMake was run. CMAKE_SOURCE_DIR = /home/mdasoh/src/symbiflow/vtr-verilog-to-routing # The top-level build directory on which CMake was run. CMAKE_BINARY_DIR = /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build #============================================================================= # Targets provided globally by CMake. # Special rule for the target install/strip install/strip: preinstall @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..." /usr/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake .PHONY : install/strip # Special rule for the target install/strip install/strip/fast: preinstall/fast @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..." /usr/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake .PHONY : install/strip/fast # Special rule for the target install install: preinstall @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..." /usr/bin/cmake -P cmake_install.cmake .PHONY : install # Special rule for the target install install/fast: preinstall/fast @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..." /usr/bin/cmake -P cmake_install.cmake .PHONY : install/fast # Special rule for the target install/local install/local: preinstall @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..." /usr/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake .PHONY : install/local # Special rule for the target install/local install/local/fast: preinstall/fast @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..." /usr/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake .PHONY : install/local/fast # Special rule for the target test test: @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running tests..." /usr/bin/ctest --force-new-ctest-process $(ARGS) .PHONY : test # Special rule for the target test test/fast: test .PHONY : test/fast # Special rule for the target list_install_components list_install_components: @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Available install components are: \"Unspecified\"" .PHONY : list_install_components # Special rule for the target list_install_components list_install_components/fast: list_install_components .PHONY : list_install_components/fast # Special rule for the target edit_cache edit_cache: @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "No interactive CMake dialog available..." /usr/bin/cmake -E echo No\ interactive\ CMake\ dialog\ available. .PHONY : edit_cache # Special rule for the target edit_cache edit_cache/fast: edit_cache .PHONY : edit_cache/fast # Special rule for the target rebuild_cache rebuild_cache: @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running CMake to regenerate build system..." /usr/bin/cmake --regenerate-during-build -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) .PHONY : rebuild_cache # Special rule for the target rebuild_cache rebuild_cache/fast: rebuild_cache .PHONY : rebuild_cache/fast # The main all target all: cmake_check_build_system cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build/CMakeFiles /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build/ODIN_II//CMakeFiles/progress.marks cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 ODIN_II/all $(CMAKE_COMMAND) -E cmake_progress_start /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build/CMakeFiles 0 .PHONY : all # The main clean target clean: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 ODIN_II/clean .PHONY : clean # The main clean target clean/fast: clean .PHONY : clean/fast # Prepare targets for installation. preinstall: all cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 ODIN_II/preinstall .PHONY : preinstall # Prepare targets for installation. preinstall/fast: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 ODIN_II/preinstall .PHONY : preinstall/fast # clear depends depend: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 .PHONY : depend # Convenience name for target. ODIN_II/CMakeFiles/odin_II.dir/rule: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 ODIN_II/CMakeFiles/odin_II.dir/rule .PHONY : ODIN_II/CMakeFiles/odin_II.dir/rule # Convenience name for target. odin_II: ODIN_II/CMakeFiles/odin_II.dir/rule .PHONY : odin_II # fast build rule for target. odin_II/fast: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/odin_II.dir/build.make ODIN_II/CMakeFiles/odin_II.dir/build .PHONY : odin_II/fast # Convenience name for target. ODIN_II/CMakeFiles/libodin_ii.dir/rule: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 ODIN_II/CMakeFiles/libodin_ii.dir/rule .PHONY : ODIN_II/CMakeFiles/libodin_ii.dir/rule # Convenience name for target. libodin_ii: ODIN_II/CMakeFiles/libodin_ii.dir/rule .PHONY : libodin_ii # fast build rule for target. libodin_ii/fast: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/build .PHONY : libodin_ii/fast SRC/BLIF.o: SRC/BLIF.cpp.o .PHONY : SRC/BLIF.o # target to build an object file SRC/BLIF.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIF.cpp.o .PHONY : SRC/BLIF.cpp.o SRC/BLIF.i: SRC/BLIF.cpp.i .PHONY : SRC/BLIF.i # target to preprocess a source file SRC/BLIF.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIF.cpp.i .PHONY : SRC/BLIF.cpp.i SRC/BLIF.s: SRC/BLIF.cpp.s .PHONY : SRC/BLIF.s # target to generate assembly for a file SRC/BLIF.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIF.cpp.s .PHONY : SRC/BLIF.cpp.s SRC/BLIFElaborate.o: SRC/BLIFElaborate.cpp.o .PHONY : SRC/BLIFElaborate.o # target to build an object file SRC/BLIFElaborate.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIFElaborate.cpp.o .PHONY : SRC/BLIFElaborate.cpp.o SRC/BLIFElaborate.i: SRC/BLIFElaborate.cpp.i .PHONY : SRC/BLIFElaborate.i # target to preprocess a source file SRC/BLIFElaborate.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIFElaborate.cpp.i .PHONY : SRC/BLIFElaborate.cpp.i SRC/BLIFElaborate.s: SRC/BLIFElaborate.cpp.s .PHONY : SRC/BLIFElaborate.s # target to generate assembly for a file SRC/BLIFElaborate.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIFElaborate.cpp.s .PHONY : SRC/BLIFElaborate.cpp.s SRC/BLIFReader.o: SRC/BLIFReader.cpp.o .PHONY : SRC/BLIFReader.o # target to build an object file SRC/BLIFReader.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIFReader.cpp.o .PHONY : SRC/BLIFReader.cpp.o SRC/BLIFReader.i: SRC/BLIFReader.cpp.i .PHONY : SRC/BLIFReader.i # target to preprocess a source file SRC/BLIFReader.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIFReader.cpp.i .PHONY : SRC/BLIFReader.cpp.i SRC/BLIFReader.s: SRC/BLIFReader.cpp.s .PHONY : SRC/BLIFReader.s # target to generate assembly for a file SRC/BLIFReader.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIFReader.cpp.s .PHONY : SRC/BLIFReader.cpp.s SRC/BLIFWriter.o: SRC/BLIFWriter.cpp.o .PHONY : SRC/BLIFWriter.o # target to build an object file SRC/BLIFWriter.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIFWriter.cpp.o .PHONY : SRC/BLIFWriter.cpp.o SRC/BLIFWriter.i: SRC/BLIFWriter.cpp.i .PHONY : SRC/BLIFWriter.i # target to preprocess a source file SRC/BLIFWriter.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIFWriter.cpp.i .PHONY : SRC/BLIFWriter.cpp.i SRC/BLIFWriter.s: SRC/BLIFWriter.cpp.s .PHONY : SRC/BLIFWriter.s # target to generate assembly for a file SRC/BLIFWriter.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BLIFWriter.cpp.s .PHONY : SRC/BLIFWriter.cpp.s SRC/BlockMemories.o: SRC/BlockMemories.cpp.o .PHONY : SRC/BlockMemories.o # target to build an object file SRC/BlockMemories.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BlockMemories.cpp.o .PHONY : SRC/BlockMemories.cpp.o SRC/BlockMemories.i: SRC/BlockMemories.cpp.i .PHONY : SRC/BlockMemories.i # target to preprocess a source file SRC/BlockMemories.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BlockMemories.cpp.i .PHONY : SRC/BlockMemories.cpp.i SRC/BlockMemories.s: SRC/BlockMemories.cpp.s .PHONY : SRC/BlockMemories.s # target to generate assembly for a file SRC/BlockMemories.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/BlockMemories.cpp.s .PHONY : SRC/BlockMemories.cpp.s SRC/CaseEqual.o: SRC/CaseEqual.cpp.o .PHONY : SRC/CaseEqual.o # target to build an object file SRC/CaseEqual.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/CaseEqual.cpp.o .PHONY : SRC/CaseEqual.cpp.o SRC/CaseEqual.i: SRC/CaseEqual.cpp.i .PHONY : SRC/CaseEqual.i # target to preprocess a source file SRC/CaseEqual.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/CaseEqual.cpp.i .PHONY : SRC/CaseEqual.cpp.i SRC/CaseEqual.s: SRC/CaseEqual.cpp.s .PHONY : SRC/CaseEqual.s # target to generate assembly for a file SRC/CaseEqual.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/CaseEqual.cpp.s .PHONY : SRC/CaseEqual.cpp.s SRC/Division.o: SRC/Division.cpp.o .PHONY : SRC/Division.o # target to build an object file SRC/Division.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Division.cpp.o .PHONY : SRC/Division.cpp.o SRC/Division.i: SRC/Division.cpp.i .PHONY : SRC/Division.i # target to preprocess a source file SRC/Division.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Division.cpp.i .PHONY : SRC/Division.cpp.i SRC/Division.s: SRC/Division.cpp.s .PHONY : SRC/Division.s # target to generate assembly for a file SRC/Division.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Division.cpp.s .PHONY : SRC/Division.cpp.s SRC/FlipFlop.o: SRC/FlipFlop.cpp.o .PHONY : SRC/FlipFlop.o # target to build an object file SRC/FlipFlop.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/FlipFlop.cpp.o .PHONY : SRC/FlipFlop.cpp.o SRC/FlipFlop.i: SRC/FlipFlop.cpp.i .PHONY : SRC/FlipFlop.i # target to preprocess a source file SRC/FlipFlop.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/FlipFlop.cpp.i .PHONY : SRC/FlipFlop.cpp.i SRC/FlipFlop.s: SRC/FlipFlop.cpp.s .PHONY : SRC/FlipFlop.s # target to generate assembly for a file SRC/FlipFlop.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/FlipFlop.cpp.s .PHONY : SRC/FlipFlop.cpp.s SRC/GenericIO.o: SRC/GenericIO.cpp.o .PHONY : SRC/GenericIO.o # target to build an object file SRC/GenericIO.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/GenericIO.cpp.o .PHONY : SRC/GenericIO.cpp.o SRC/GenericIO.i: SRC/GenericIO.cpp.i .PHONY : SRC/GenericIO.i # target to preprocess a source file SRC/GenericIO.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/GenericIO.cpp.i .PHONY : SRC/GenericIO.cpp.i SRC/GenericIO.s: SRC/GenericIO.cpp.s .PHONY : SRC/GenericIO.s # target to generate assembly for a file SRC/GenericIO.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/GenericIO.cpp.s .PHONY : SRC/GenericIO.cpp.s SRC/GenericReader.o: SRC/GenericReader.cpp.o .PHONY : SRC/GenericReader.o # target to build an object file SRC/GenericReader.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/GenericReader.cpp.o .PHONY : SRC/GenericReader.cpp.o SRC/GenericReader.i: SRC/GenericReader.cpp.i .PHONY : SRC/GenericReader.i # target to preprocess a source file SRC/GenericReader.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/GenericReader.cpp.i .PHONY : SRC/GenericReader.cpp.i SRC/GenericReader.s: SRC/GenericReader.cpp.s .PHONY : SRC/GenericReader.s # target to generate assembly for a file SRC/GenericReader.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/GenericReader.cpp.s .PHONY : SRC/GenericReader.cpp.s SRC/GenericWriter.o: SRC/GenericWriter.cpp.o .PHONY : SRC/GenericWriter.o # target to build an object file SRC/GenericWriter.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/GenericWriter.cpp.o .PHONY : SRC/GenericWriter.cpp.o SRC/GenericWriter.i: SRC/GenericWriter.cpp.i .PHONY : SRC/GenericWriter.i # target to preprocess a source file SRC/GenericWriter.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/GenericWriter.cpp.i .PHONY : SRC/GenericWriter.cpp.i SRC/GenericWriter.s: SRC/GenericWriter.cpp.s .PHONY : SRC/GenericWriter.s # target to generate assembly for a file SRC/GenericWriter.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/GenericWriter.cpp.s .PHONY : SRC/GenericWriter.cpp.s SRC/HardSoftLogicMixer.o: SRC/HardSoftLogicMixer.cpp.o .PHONY : SRC/HardSoftLogicMixer.o # target to build an object file SRC/HardSoftLogicMixer.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/HardSoftLogicMixer.cpp.o .PHONY : SRC/HardSoftLogicMixer.cpp.o SRC/HardSoftLogicMixer.i: SRC/HardSoftLogicMixer.cpp.i .PHONY : SRC/HardSoftLogicMixer.i # target to preprocess a source file SRC/HardSoftLogicMixer.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/HardSoftLogicMixer.cpp.i .PHONY : SRC/HardSoftLogicMixer.cpp.i SRC/HardSoftLogicMixer.s: SRC/HardSoftLogicMixer.cpp.s .PHONY : SRC/HardSoftLogicMixer.s # target to generate assembly for a file SRC/HardSoftLogicMixer.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/HardSoftLogicMixer.cpp.s .PHONY : SRC/HardSoftLogicMixer.cpp.s SRC/Hashtable.o: SRC/Hashtable.cpp.o .PHONY : SRC/Hashtable.o # target to build an object file SRC/Hashtable.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Hashtable.cpp.o .PHONY : SRC/Hashtable.cpp.o SRC/Hashtable.i: SRC/Hashtable.cpp.i .PHONY : SRC/Hashtable.i # target to preprocess a source file SRC/Hashtable.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Hashtable.cpp.i .PHONY : SRC/Hashtable.cpp.i SRC/Hashtable.s: SRC/Hashtable.cpp.s .PHONY : SRC/Hashtable.s # target to generate assembly for a file SRC/Hashtable.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Hashtable.cpp.s .PHONY : SRC/Hashtable.cpp.s SRC/Latch.o: SRC/Latch.cpp.o .PHONY : SRC/Latch.o # target to build an object file SRC/Latch.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Latch.cpp.o .PHONY : SRC/Latch.cpp.o SRC/Latch.i: SRC/Latch.cpp.i .PHONY : SRC/Latch.i # target to preprocess a source file SRC/Latch.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Latch.cpp.i .PHONY : SRC/Latch.cpp.i SRC/Latch.s: SRC/Latch.cpp.s .PHONY : SRC/Latch.s # target to generate assembly for a file SRC/Latch.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Latch.cpp.s .PHONY : SRC/Latch.cpp.s SRC/LogicalOps.o: SRC/LogicalOps.cpp.o .PHONY : SRC/LogicalOps.o # target to build an object file SRC/LogicalOps.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/LogicalOps.cpp.o .PHONY : SRC/LogicalOps.cpp.o SRC/LogicalOps.i: SRC/LogicalOps.cpp.i .PHONY : SRC/LogicalOps.i # target to preprocess a source file SRC/LogicalOps.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/LogicalOps.cpp.i .PHONY : SRC/LogicalOps.cpp.i SRC/LogicalOps.s: SRC/LogicalOps.cpp.s .PHONY : SRC/LogicalOps.s # target to generate assembly for a file SRC/LogicalOps.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/LogicalOps.cpp.s .PHONY : SRC/LogicalOps.cpp.s SRC/MixingOptimization.o: SRC/MixingOptimization.cpp.o .PHONY : SRC/MixingOptimization.o # target to build an object file SRC/MixingOptimization.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/MixingOptimization.cpp.o .PHONY : SRC/MixingOptimization.cpp.o SRC/MixingOptimization.i: SRC/MixingOptimization.cpp.i .PHONY : SRC/MixingOptimization.i # target to preprocess a source file SRC/MixingOptimization.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/MixingOptimization.cpp.i .PHONY : SRC/MixingOptimization.cpp.i SRC/MixingOptimization.s: SRC/MixingOptimization.cpp.s .PHONY : SRC/MixingOptimization.s # target to generate assembly for a file SRC/MixingOptimization.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/MixingOptimization.cpp.s .PHONY : SRC/MixingOptimization.cpp.s SRC/Modulo.o: SRC/Modulo.cpp.o .PHONY : SRC/Modulo.o # target to build an object file SRC/Modulo.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Modulo.cpp.o .PHONY : SRC/Modulo.cpp.o SRC/Modulo.i: SRC/Modulo.cpp.i .PHONY : SRC/Modulo.i # target to preprocess a source file SRC/Modulo.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Modulo.cpp.i .PHONY : SRC/Modulo.cpp.i SRC/Modulo.s: SRC/Modulo.cpp.s .PHONY : SRC/Modulo.s # target to generate assembly for a file SRC/Modulo.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Modulo.cpp.s .PHONY : SRC/Modulo.cpp.s SRC/Multiplexer.o: SRC/Multiplexer.cpp.o .PHONY : SRC/Multiplexer.o # target to build an object file SRC/Multiplexer.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Multiplexer.cpp.o .PHONY : SRC/Multiplexer.cpp.o SRC/Multiplexer.i: SRC/Multiplexer.cpp.i .PHONY : SRC/Multiplexer.i # target to preprocess a source file SRC/Multiplexer.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Multiplexer.cpp.i .PHONY : SRC/Multiplexer.cpp.i SRC/Multiplexer.s: SRC/Multiplexer.cpp.s .PHONY : SRC/Multiplexer.s # target to generate assembly for a file SRC/Multiplexer.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Multiplexer.cpp.s .PHONY : SRC/Multiplexer.cpp.s SRC/Power.o: SRC/Power.cpp.o .PHONY : SRC/Power.o # target to build an object file SRC/Power.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Power.cpp.o .PHONY : SRC/Power.cpp.o SRC/Power.i: SRC/Power.cpp.i .PHONY : SRC/Power.i # target to preprocess a source file SRC/Power.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Power.cpp.i .PHONY : SRC/Power.cpp.i SRC/Power.s: SRC/Power.cpp.s .PHONY : SRC/Power.s # target to generate assembly for a file SRC/Power.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Power.cpp.s .PHONY : SRC/Power.cpp.s SRC/Shift.o: SRC/Shift.cpp.o .PHONY : SRC/Shift.o # target to build an object file SRC/Shift.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Shift.cpp.o .PHONY : SRC/Shift.cpp.o SRC/Shift.i: SRC/Shift.cpp.i .PHONY : SRC/Shift.i # target to preprocess a source file SRC/Shift.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Shift.cpp.i .PHONY : SRC/Shift.cpp.i SRC/Shift.s: SRC/Shift.cpp.s .PHONY : SRC/Shift.s # target to generate assembly for a file SRC/Shift.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Shift.cpp.s .PHONY : SRC/Shift.cpp.s SRC/Verilog.o: SRC/Verilog.cpp.o .PHONY : SRC/Verilog.o # target to build an object file SRC/Verilog.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Verilog.cpp.o .PHONY : SRC/Verilog.cpp.o SRC/Verilog.i: SRC/Verilog.cpp.i .PHONY : SRC/Verilog.i # target to preprocess a source file SRC/Verilog.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Verilog.cpp.i .PHONY : SRC/Verilog.cpp.i SRC/Verilog.s: SRC/Verilog.cpp.s .PHONY : SRC/Verilog.s # target to generate assembly for a file SRC/Verilog.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/Verilog.cpp.s .PHONY : SRC/Verilog.cpp.s SRC/VerilogReader.o: SRC/VerilogReader.cpp.o .PHONY : SRC/VerilogReader.o # target to build an object file SRC/VerilogReader.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/VerilogReader.cpp.o .PHONY : SRC/VerilogReader.cpp.o SRC/VerilogReader.i: SRC/VerilogReader.cpp.i .PHONY : SRC/VerilogReader.i # target to preprocess a source file SRC/VerilogReader.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/VerilogReader.cpp.i .PHONY : SRC/VerilogReader.cpp.i SRC/VerilogReader.s: SRC/VerilogReader.cpp.s .PHONY : SRC/VerilogReader.s # target to generate assembly for a file SRC/VerilogReader.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/VerilogReader.cpp.s .PHONY : SRC/VerilogReader.cpp.s SRC/VerilogWriter.o: SRC/VerilogWriter.cpp.o .PHONY : SRC/VerilogWriter.o # target to build an object file SRC/VerilogWriter.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/VerilogWriter.cpp.o .PHONY : SRC/VerilogWriter.cpp.o SRC/VerilogWriter.i: SRC/VerilogWriter.cpp.i .PHONY : SRC/VerilogWriter.i # target to preprocess a source file SRC/VerilogWriter.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/VerilogWriter.cpp.i .PHONY : SRC/VerilogWriter.cpp.i SRC/VerilogWriter.s: SRC/VerilogWriter.cpp.s .PHONY : SRC/VerilogWriter.s # target to generate assembly for a file SRC/VerilogWriter.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/VerilogWriter.cpp.s .PHONY : SRC/VerilogWriter.cpp.s SRC/YYosys.o: SRC/YYosys.cpp.o .PHONY : SRC/YYosys.o # target to build an object file SRC/YYosys.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/YYosys.cpp.o .PHONY : SRC/YYosys.cpp.o SRC/YYosys.i: SRC/YYosys.cpp.i .PHONY : SRC/YYosys.i # target to preprocess a source file SRC/YYosys.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/YYosys.cpp.i .PHONY : SRC/YYosys.cpp.i SRC/YYosys.s: SRC/YYosys.cpp.s .PHONY : SRC/YYosys.s # target to generate assembly for a file SRC/YYosys.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/YYosys.cpp.s .PHONY : SRC/YYosys.cpp.s SRC/adders.o: SRC/adders.cpp.o .PHONY : SRC/adders.o # target to build an object file SRC/adders.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/adders.cpp.o .PHONY : SRC/adders.cpp.o SRC/adders.i: SRC/adders.cpp.i .PHONY : SRC/adders.i # target to preprocess a source file SRC/adders.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/adders.cpp.i .PHONY : SRC/adders.cpp.i SRC/adders.s: SRC/adders.cpp.s .PHONY : SRC/adders.s # target to generate assembly for a file SRC/adders.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/adders.cpp.s .PHONY : SRC/adders.cpp.s SRC/ast_elaborate.o: SRC/ast_elaborate.cpp.o .PHONY : SRC/ast_elaborate.o # target to build an object file SRC/ast_elaborate.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_elaborate.cpp.o .PHONY : SRC/ast_elaborate.cpp.o SRC/ast_elaborate.i: SRC/ast_elaborate.cpp.i .PHONY : SRC/ast_elaborate.i # target to preprocess a source file SRC/ast_elaborate.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_elaborate.cpp.i .PHONY : SRC/ast_elaborate.cpp.i SRC/ast_elaborate.s: SRC/ast_elaborate.cpp.s .PHONY : SRC/ast_elaborate.s # target to generate assembly for a file SRC/ast_elaborate.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_elaborate.cpp.s .PHONY : SRC/ast_elaborate.cpp.s SRC/ast_loop_unroll.o: SRC/ast_loop_unroll.cpp.o .PHONY : SRC/ast_loop_unroll.o # target to build an object file SRC/ast_loop_unroll.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_loop_unroll.cpp.o .PHONY : SRC/ast_loop_unroll.cpp.o SRC/ast_loop_unroll.i: SRC/ast_loop_unroll.cpp.i .PHONY : SRC/ast_loop_unroll.i # target to preprocess a source file SRC/ast_loop_unroll.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_loop_unroll.cpp.i .PHONY : SRC/ast_loop_unroll.cpp.i SRC/ast_loop_unroll.s: SRC/ast_loop_unroll.cpp.s .PHONY : SRC/ast_loop_unroll.s # target to generate assembly for a file SRC/ast_loop_unroll.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_loop_unroll.cpp.s .PHONY : SRC/ast_loop_unroll.cpp.s SRC/ast_util.o: SRC/ast_util.cpp.o .PHONY : SRC/ast_util.o # target to build an object file SRC/ast_util.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_util.cpp.o .PHONY : SRC/ast_util.cpp.o SRC/ast_util.i: SRC/ast_util.cpp.i .PHONY : SRC/ast_util.i # target to preprocess a source file SRC/ast_util.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_util.cpp.i .PHONY : SRC/ast_util.cpp.i SRC/ast_util.s: SRC/ast_util.cpp.s .PHONY : SRC/ast_util.s # target to generate assembly for a file SRC/ast_util.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/ast_util.cpp.s .PHONY : SRC/ast_util.cpp.s SRC/enum_str.o: SRC/enum_str.cpp.o .PHONY : SRC/enum_str.o # target to build an object file SRC/enum_str.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/enum_str.cpp.o .PHONY : SRC/enum_str.cpp.o SRC/enum_str.i: SRC/enum_str.cpp.i .PHONY : SRC/enum_str.i # target to preprocess a source file SRC/enum_str.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/enum_str.cpp.i .PHONY : SRC/enum_str.cpp.i SRC/enum_str.s: SRC/enum_str.cpp.s .PHONY : SRC/enum_str.s # target to generate assembly for a file SRC/enum_str.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/enum_str.cpp.s .PHONY : SRC/enum_str.cpp.s SRC/hard_blocks.o: SRC/hard_blocks.cpp.o .PHONY : SRC/hard_blocks.o # target to build an object file SRC/hard_blocks.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hard_blocks.cpp.o .PHONY : SRC/hard_blocks.cpp.o SRC/hard_blocks.i: SRC/hard_blocks.cpp.i .PHONY : SRC/hard_blocks.i # target to preprocess a source file SRC/hard_blocks.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hard_blocks.cpp.i .PHONY : SRC/hard_blocks.cpp.i SRC/hard_blocks.s: SRC/hard_blocks.cpp.s .PHONY : SRC/hard_blocks.s # target to generate assembly for a file SRC/hard_blocks.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hard_blocks.cpp.s .PHONY : SRC/hard_blocks.cpp.s SRC/hierarchy_util.o: SRC/hierarchy_util.cpp.o .PHONY : SRC/hierarchy_util.o # target to build an object file SRC/hierarchy_util.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hierarchy_util.cpp.o .PHONY : SRC/hierarchy_util.cpp.o SRC/hierarchy_util.i: SRC/hierarchy_util.cpp.i .PHONY : SRC/hierarchy_util.i # target to preprocess a source file SRC/hierarchy_util.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hierarchy_util.cpp.i .PHONY : SRC/hierarchy_util.cpp.i SRC/hierarchy_util.s: SRC/hierarchy_util.cpp.s .PHONY : SRC/hierarchy_util.s # target to generate assembly for a file SRC/hierarchy_util.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/hierarchy_util.cpp.s .PHONY : SRC/hierarchy_util.cpp.s SRC/implicit_memory.o: SRC/implicit_memory.cpp.o .PHONY : SRC/implicit_memory.o # target to build an object file SRC/implicit_memory.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/implicit_memory.cpp.o .PHONY : SRC/implicit_memory.cpp.o SRC/implicit_memory.i: SRC/implicit_memory.cpp.i .PHONY : SRC/implicit_memory.i # target to preprocess a source file SRC/implicit_memory.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/implicit_memory.cpp.i .PHONY : SRC/implicit_memory.cpp.i SRC/implicit_memory.s: SRC/implicit_memory.cpp.s .PHONY : SRC/implicit_memory.s # target to generate assembly for a file SRC/implicit_memory.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/implicit_memory.cpp.s .PHONY : SRC/implicit_memory.cpp.s SRC/memories.o: SRC/memories.cpp.o .PHONY : SRC/memories.o # target to build an object file SRC/memories.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/memories.cpp.o .PHONY : SRC/memories.cpp.o SRC/memories.i: SRC/memories.cpp.i .PHONY : SRC/memories.i # target to preprocess a source file SRC/memories.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/memories.cpp.i .PHONY : SRC/memories.cpp.i SRC/memories.s: SRC/memories.cpp.s .PHONY : SRC/memories.s # target to generate assembly for a file SRC/memories.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/memories.cpp.s .PHONY : SRC/memories.cpp.s SRC/multipliers.o: SRC/multipliers.cpp.o .PHONY : SRC/multipliers.o # target to build an object file SRC/multipliers.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/multipliers.cpp.o .PHONY : SRC/multipliers.cpp.o SRC/multipliers.i: SRC/multipliers.cpp.i .PHONY : SRC/multipliers.i # target to preprocess a source file SRC/multipliers.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/multipliers.cpp.i .PHONY : SRC/multipliers.cpp.i SRC/multipliers.s: SRC/multipliers.cpp.s .PHONY : SRC/multipliers.s # target to generate assembly for a file SRC/multipliers.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/multipliers.cpp.s .PHONY : SRC/multipliers.cpp.s SRC/netlist_check.o: SRC/netlist_check.cpp.o .PHONY : SRC/netlist_check.o # target to build an object file SRC/netlist_check.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_check.cpp.o .PHONY : SRC/netlist_check.cpp.o SRC/netlist_check.i: SRC/netlist_check.cpp.i .PHONY : SRC/netlist_check.i # target to preprocess a source file SRC/netlist_check.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_check.cpp.i .PHONY : SRC/netlist_check.cpp.i SRC/netlist_check.s: SRC/netlist_check.cpp.s .PHONY : SRC/netlist_check.s # target to generate assembly for a file SRC/netlist_check.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_check.cpp.s .PHONY : SRC/netlist_check.cpp.s SRC/netlist_cleanup.o: SRC/netlist_cleanup.cpp.o .PHONY : SRC/netlist_cleanup.o # target to build an object file SRC/netlist_cleanup.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_cleanup.cpp.o .PHONY : SRC/netlist_cleanup.cpp.o SRC/netlist_cleanup.i: SRC/netlist_cleanup.cpp.i .PHONY : SRC/netlist_cleanup.i # target to preprocess a source file SRC/netlist_cleanup.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_cleanup.cpp.i .PHONY : SRC/netlist_cleanup.cpp.i SRC/netlist_cleanup.s: SRC/netlist_cleanup.cpp.s .PHONY : SRC/netlist_cleanup.s # target to generate assembly for a file SRC/netlist_cleanup.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_cleanup.cpp.s .PHONY : SRC/netlist_cleanup.cpp.s SRC/netlist_create_from_ast.o: SRC/netlist_create_from_ast.cpp.o .PHONY : SRC/netlist_create_from_ast.o # target to build an object file SRC/netlist_create_from_ast.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_create_from_ast.cpp.o .PHONY : SRC/netlist_create_from_ast.cpp.o SRC/netlist_create_from_ast.i: SRC/netlist_create_from_ast.cpp.i .PHONY : SRC/netlist_create_from_ast.i # target to preprocess a source file SRC/netlist_create_from_ast.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_create_from_ast.cpp.i .PHONY : SRC/netlist_create_from_ast.cpp.i SRC/netlist_create_from_ast.s: SRC/netlist_create_from_ast.cpp.s .PHONY : SRC/netlist_create_from_ast.s # target to generate assembly for a file SRC/netlist_create_from_ast.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_create_from_ast.cpp.s .PHONY : SRC/netlist_create_from_ast.cpp.s SRC/netlist_statistic.o: SRC/netlist_statistic.cpp.o .PHONY : SRC/netlist_statistic.o # target to build an object file SRC/netlist_statistic.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_statistic.cpp.o .PHONY : SRC/netlist_statistic.cpp.o SRC/netlist_statistic.i: SRC/netlist_statistic.cpp.i .PHONY : SRC/netlist_statistic.i # target to preprocess a source file SRC/netlist_statistic.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_statistic.cpp.i .PHONY : SRC/netlist_statistic.cpp.i SRC/netlist_statistic.s: SRC/netlist_statistic.cpp.s .PHONY : SRC/netlist_statistic.s # target to generate assembly for a file SRC/netlist_statistic.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_statistic.cpp.s .PHONY : SRC/netlist_statistic.cpp.s SRC/netlist_utils.o: SRC/netlist_utils.cpp.o .PHONY : SRC/netlist_utils.o # target to build an object file SRC/netlist_utils.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_utils.cpp.o .PHONY : SRC/netlist_utils.cpp.o SRC/netlist_utils.i: SRC/netlist_utils.cpp.i .PHONY : SRC/netlist_utils.i # target to preprocess a source file SRC/netlist_utils.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_utils.cpp.i .PHONY : SRC/netlist_utils.cpp.i SRC/netlist_utils.s: SRC/netlist_utils.cpp.s .PHONY : SRC/netlist_utils.s # target to generate assembly for a file SRC/netlist_utils.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_utils.cpp.s .PHONY : SRC/netlist_utils.cpp.s SRC/netlist_visualizer.o: SRC/netlist_visualizer.cpp.o .PHONY : SRC/netlist_visualizer.o # target to build an object file SRC/netlist_visualizer.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_visualizer.cpp.o .PHONY : SRC/netlist_visualizer.cpp.o SRC/netlist_visualizer.i: SRC/netlist_visualizer.cpp.i .PHONY : SRC/netlist_visualizer.i # target to preprocess a source file SRC/netlist_visualizer.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_visualizer.cpp.i .PHONY : SRC/netlist_visualizer.cpp.i SRC/netlist_visualizer.s: SRC/netlist_visualizer.cpp.s .PHONY : SRC/netlist_visualizer.s # target to generate assembly for a file SRC/netlist_visualizer.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/netlist_visualizer.cpp.s .PHONY : SRC/netlist_visualizer.cpp.s SRC/node_creation_library.o: SRC/node_creation_library.cpp.o .PHONY : SRC/node_creation_library.o # target to build an object file SRC/node_creation_library.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/node_creation_library.cpp.o .PHONY : SRC/node_creation_library.cpp.o SRC/node_creation_library.i: SRC/node_creation_library.cpp.i .PHONY : SRC/node_creation_library.i # target to preprocess a source file SRC/node_creation_library.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/node_creation_library.cpp.i .PHONY : SRC/node_creation_library.cpp.i SRC/node_creation_library.s: SRC/node_creation_library.cpp.s .PHONY : SRC/node_creation_library.s # target to generate assembly for a file SRC/node_creation_library.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/node_creation_library.cpp.s .PHONY : SRC/node_creation_library.cpp.s SRC/odin_error.o: SRC/odin_error.cpp.o .PHONY : SRC/odin_error.o # target to build an object file SRC/odin_error.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_error.cpp.o .PHONY : SRC/odin_error.cpp.o SRC/odin_error.i: SRC/odin_error.cpp.i .PHONY : SRC/odin_error.i # target to preprocess a source file SRC/odin_error.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_error.cpp.i .PHONY : SRC/odin_error.cpp.i SRC/odin_error.s: SRC/odin_error.cpp.s .PHONY : SRC/odin_error.s # target to generate assembly for a file SRC/odin_error.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_error.cpp.s .PHONY : SRC/odin_error.cpp.s SRC/odin_ii.o: SRC/odin_ii.cpp.o .PHONY : SRC/odin_ii.o # target to build an object file SRC/odin_ii.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_ii.cpp.o .PHONY : SRC/odin_ii.cpp.o SRC/odin_ii.i: SRC/odin_ii.cpp.i .PHONY : SRC/odin_ii.i # target to preprocess a source file SRC/odin_ii.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_ii.cpp.i .PHONY : SRC/odin_ii.cpp.i SRC/odin_ii.s: SRC/odin_ii.cpp.s .PHONY : SRC/odin_ii.s # target to generate assembly for a file SRC/odin_ii.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_ii.cpp.s .PHONY : SRC/odin_ii.cpp.s SRC/odin_memory.o: SRC/odin_memory.cpp.o .PHONY : SRC/odin_memory.o # target to build an object file SRC/odin_memory.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_memory.cpp.o .PHONY : SRC/odin_memory.cpp.o SRC/odin_memory.i: SRC/odin_memory.cpp.i .PHONY : SRC/odin_memory.i # target to preprocess a source file SRC/odin_memory.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_memory.cpp.i .PHONY : SRC/odin_memory.cpp.i SRC/odin_memory.s: SRC/odin_memory.cpp.s .PHONY : SRC/odin_memory.s # target to generate assembly for a file SRC/odin_memory.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_memory.cpp.s .PHONY : SRC/odin_memory.cpp.s SRC/odin_util.o: SRC/odin_util.cpp.o .PHONY : SRC/odin_util.o # target to build an object file SRC/odin_util.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_util.cpp.o .PHONY : SRC/odin_util.cpp.o SRC/odin_util.i: SRC/odin_util.cpp.i .PHONY : SRC/odin_util.i # target to preprocess a source file SRC/odin_util.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_util.cpp.i .PHONY : SRC/odin_util.cpp.i SRC/odin_util.s: SRC/odin_util.cpp.s .PHONY : SRC/odin_util.s # target to generate assembly for a file SRC/odin_util.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/odin_util.cpp.s .PHONY : SRC/odin_util.cpp.s SRC/parse_making_ast.o: SRC/parse_making_ast.cpp.o .PHONY : SRC/parse_making_ast.o # target to build an object file SRC/parse_making_ast.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/parse_making_ast.cpp.o .PHONY : SRC/parse_making_ast.cpp.o SRC/parse_making_ast.i: SRC/parse_making_ast.cpp.i .PHONY : SRC/parse_making_ast.i # target to preprocess a source file SRC/parse_making_ast.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/parse_making_ast.cpp.i .PHONY : SRC/parse_making_ast.cpp.i SRC/parse_making_ast.s: SRC/parse_making_ast.cpp.s .PHONY : SRC/parse_making_ast.s # target to generate assembly for a file SRC/parse_making_ast.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/parse_making_ast.cpp.s .PHONY : SRC/parse_making_ast.cpp.s SRC/partial_map.o: SRC/partial_map.cpp.o .PHONY : SRC/partial_map.o # target to build an object file SRC/partial_map.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/partial_map.cpp.o .PHONY : SRC/partial_map.cpp.o SRC/partial_map.i: SRC/partial_map.cpp.i .PHONY : SRC/partial_map.i # target to preprocess a source file SRC/partial_map.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/partial_map.cpp.i .PHONY : SRC/partial_map.cpp.i SRC/partial_map.s: SRC/partial_map.cpp.s .PHONY : SRC/partial_map.s # target to generate assembly for a file SRC/partial_map.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/partial_map.cpp.s .PHONY : SRC/partial_map.cpp.s SRC/read_xml_config_file.o: SRC/read_xml_config_file.cpp.o .PHONY : SRC/read_xml_config_file.o # target to build an object file SRC/read_xml_config_file.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/read_xml_config_file.cpp.o .PHONY : SRC/read_xml_config_file.cpp.o SRC/read_xml_config_file.i: SRC/read_xml_config_file.cpp.i .PHONY : SRC/read_xml_config_file.i # target to preprocess a source file SRC/read_xml_config_file.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/read_xml_config_file.cpp.i .PHONY : SRC/read_xml_config_file.cpp.i SRC/read_xml_config_file.s: SRC/read_xml_config_file.cpp.s .PHONY : SRC/read_xml_config_file.s # target to generate assembly for a file SRC/read_xml_config_file.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/read_xml_config_file.cpp.s .PHONY : SRC/read_xml_config_file.cpp.s SRC/scope_util.o: SRC/scope_util.cpp.o .PHONY : SRC/scope_util.o # target to build an object file SRC/scope_util.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/scope_util.cpp.o .PHONY : SRC/scope_util.cpp.o SRC/scope_util.i: SRC/scope_util.cpp.i .PHONY : SRC/scope_util.i # target to preprocess a source file SRC/scope_util.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/scope_util.cpp.i .PHONY : SRC/scope_util.cpp.i SRC/scope_util.s: SRC/scope_util.cpp.s .PHONY : SRC/scope_util.s # target to generate assembly for a file SRC/scope_util.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/scope_util.cpp.s .PHONY : SRC/scope_util.cpp.s SRC/simulate_blif.o: SRC/simulate_blif.cpp.o .PHONY : SRC/simulate_blif.o # target to build an object file SRC/simulate_blif.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/simulate_blif.cpp.o .PHONY : SRC/simulate_blif.cpp.o SRC/simulate_blif.i: SRC/simulate_blif.cpp.i .PHONY : SRC/simulate_blif.i # target to preprocess a source file SRC/simulate_blif.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/simulate_blif.cpp.i .PHONY : SRC/simulate_blif.cpp.i SRC/simulate_blif.s: SRC/simulate_blif.cpp.s .PHONY : SRC/simulate_blif.s # target to generate assembly for a file SRC/simulate_blif.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/simulate_blif.cpp.s .PHONY : SRC/simulate_blif.cpp.s SRC/string_cache.o: SRC/string_cache.cpp.o .PHONY : SRC/string_cache.o # target to build an object file SRC/string_cache.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/string_cache.cpp.o .PHONY : SRC/string_cache.cpp.o SRC/string_cache.i: SRC/string_cache.cpp.i .PHONY : SRC/string_cache.i # target to preprocess a source file SRC/string_cache.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/string_cache.cpp.i .PHONY : SRC/string_cache.cpp.i SRC/string_cache.s: SRC/string_cache.cpp.s .PHONY : SRC/string_cache.s # target to generate assembly for a file SRC/string_cache.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/string_cache.cpp.s .PHONY : SRC/string_cache.cpp.s SRC/subtractions.o: SRC/subtractions.cpp.o .PHONY : SRC/subtractions.o # target to build an object file SRC/subtractions.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/subtractions.cpp.o .PHONY : SRC/subtractions.cpp.o SRC/subtractions.i: SRC/subtractions.cpp.i .PHONY : SRC/subtractions.i # target to preprocess a source file SRC/subtractions.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/subtractions.cpp.i .PHONY : SRC/subtractions.cpp.i SRC/subtractions.s: SRC/subtractions.cpp.s .PHONY : SRC/subtractions.s # target to generate assembly for a file SRC/subtractions.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/SRC/subtractions.cpp.s .PHONY : SRC/subtractions.cpp.s main.o: main.cpp.o .PHONY : main.o # target to build an object file main.cpp.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/odin_II.dir/build.make ODIN_II/CMakeFiles/odin_II.dir/main.cpp.o .PHONY : main.cpp.o main.i: main.cpp.i .PHONY : main.i # target to preprocess a source file main.cpp.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/odin_II.dir/build.make ODIN_II/CMakeFiles/odin_II.dir/main.cpp.i .PHONY : main.cpp.i main.s: main.cpp.s .PHONY : main.s # target to generate assembly for a file main.cpp.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/odin_II.dir/build.make ODIN_II/CMakeFiles/odin_II.dir/main.cpp.s .PHONY : main.cpp.s verilog_bison.o: verilog_bison.c.o .PHONY : verilog_bison.o # target to build an object file verilog_bison.c.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_bison.c.o .PHONY : verilog_bison.c.o verilog_bison.i: verilog_bison.c.i .PHONY : verilog_bison.i # target to preprocess a source file verilog_bison.c.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_bison.c.i .PHONY : verilog_bison.c.i verilog_bison.s: verilog_bison.c.s .PHONY : verilog_bison.s # target to generate assembly for a file verilog_bison.c.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_bison.c.s .PHONY : verilog_bison.c.s verilog_flex.o: verilog_flex.c.o .PHONY : verilog_flex.o # target to build an object file verilog_flex.c.o: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_flex.c.o .PHONY : verilog_flex.c.o verilog_flex.i: verilog_flex.c.i .PHONY : verilog_flex.i # target to preprocess a source file verilog_flex.c.i: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_flex.c.i .PHONY : verilog_flex.c.i verilog_flex.s: verilog_flex.c.s .PHONY : verilog_flex.s # target to generate assembly for a file verilog_flex.c.s: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(MAKE) $(MAKESILENT) -f ODIN_II/CMakeFiles/libodin_ii.dir/build.make ODIN_II/CMakeFiles/libodin_ii.dir/verilog_flex.c.s .PHONY : verilog_flex.c.s # Help Target help: @echo "The following are some of the valid targets for this Makefile:" @echo "... all (the default if no target is provided)" @echo "... clean" @echo "... depend" @echo "... edit_cache" @echo "... install" @echo "... install/local" @echo "... install/strip" @echo "... list_install_components" @echo "... rebuild_cache" @echo "... test" @echo "... libodin_ii" @echo "... odin_II" @echo "... SRC/BLIF.o" @echo "... SRC/BLIF.i" @echo "... SRC/BLIF.s" @echo "... SRC/BLIFElaborate.o" @echo "... SRC/BLIFElaborate.i" @echo "... SRC/BLIFElaborate.s" @echo "... SRC/BLIFReader.o" @echo "... SRC/BLIFReader.i" @echo "... SRC/BLIFReader.s" @echo "... SRC/BLIFWriter.o" @echo "... SRC/BLIFWriter.i" @echo "... SRC/BLIFWriter.s" @echo "... SRC/BlockMemories.o" @echo "... SRC/BlockMemories.i" @echo "... SRC/BlockMemories.s" @echo "... SRC/CaseEqual.o" @echo "... SRC/CaseEqual.i" @echo "... SRC/CaseEqual.s" @echo "... SRC/Division.o" @echo "... SRC/Division.i" @echo "... SRC/Division.s" @echo "... SRC/FlipFlop.o" @echo "... SRC/FlipFlop.i" @echo "... SRC/FlipFlop.s" @echo "... SRC/GenericIO.o" @echo "... SRC/GenericIO.i" @echo "... SRC/GenericIO.s" @echo "... SRC/GenericReader.o" @echo "... SRC/GenericReader.i" @echo "... SRC/GenericReader.s" @echo "... SRC/GenericWriter.o" @echo "... SRC/GenericWriter.i" @echo "... SRC/GenericWriter.s" @echo "... SRC/HardSoftLogicMixer.o" @echo "... SRC/HardSoftLogicMixer.i" @echo "... SRC/HardSoftLogicMixer.s" @echo "... SRC/Hashtable.o" @echo "... SRC/Hashtable.i" @echo "... SRC/Hashtable.s" @echo "... SRC/Latch.o" @echo "... SRC/Latch.i" @echo "... SRC/Latch.s" @echo "... SRC/LogicalOps.o" @echo "... SRC/LogicalOps.i" @echo "... SRC/LogicalOps.s" @echo "... SRC/MixingOptimization.o" @echo "... SRC/MixingOptimization.i" @echo "... SRC/MixingOptimization.s" @echo "... SRC/Modulo.o" @echo "... SRC/Modulo.i" @echo "... SRC/Modulo.s" @echo "... SRC/Multiplexer.o" @echo "... SRC/Multiplexer.i" @echo "... SRC/Multiplexer.s" @echo "... SRC/Power.o" @echo "... SRC/Power.i" @echo "... SRC/Power.s" @echo "... SRC/Shift.o" @echo "... SRC/Shift.i" @echo "... SRC/Shift.s" @echo "... SRC/Verilog.o" @echo "... SRC/Verilog.i" @echo "... SRC/Verilog.s" @echo "... SRC/VerilogReader.o" @echo "... SRC/VerilogReader.i" @echo "... SRC/VerilogReader.s" @echo "... SRC/VerilogWriter.o" @echo "... SRC/VerilogWriter.i" @echo "... SRC/VerilogWriter.s" @echo "... SRC/YYosys.o" @echo "... SRC/YYosys.i" @echo "... SRC/YYosys.s" @echo "... SRC/adders.o" @echo "... SRC/adders.i" @echo "... SRC/adders.s" @echo "... SRC/ast_elaborate.o" @echo "... SRC/ast_elaborate.i" @echo "... SRC/ast_elaborate.s" @echo "... SRC/ast_loop_unroll.o" @echo "... SRC/ast_loop_unroll.i" @echo "... SRC/ast_loop_unroll.s" @echo "... SRC/ast_util.o" @echo "... SRC/ast_util.i" @echo "... SRC/ast_util.s" @echo "... SRC/enum_str.o" @echo "... SRC/enum_str.i" @echo "... SRC/enum_str.s" @echo "... SRC/hard_blocks.o" @echo "... SRC/hard_blocks.i" @echo "... SRC/hard_blocks.s" @echo "... SRC/hierarchy_util.o" @echo "... SRC/hierarchy_util.i" @echo "... SRC/hierarchy_util.s" @echo "... SRC/implicit_memory.o" @echo "... SRC/implicit_memory.i" @echo "... SRC/implicit_memory.s" @echo "... SRC/memories.o" @echo "... SRC/memories.i" @echo "... SRC/memories.s" @echo "... SRC/multipliers.o" @echo "... SRC/multipliers.i" @echo "... SRC/multipliers.s" @echo "... SRC/netlist_check.o" @echo "... SRC/netlist_check.i" @echo "... SRC/netlist_check.s" @echo "... SRC/netlist_cleanup.o" @echo "... SRC/netlist_cleanup.i" @echo "... SRC/netlist_cleanup.s" @echo "... SRC/netlist_create_from_ast.o" @echo "... SRC/netlist_create_from_ast.i" @echo "... SRC/netlist_create_from_ast.s" @echo "... SRC/netlist_statistic.o" @echo "... SRC/netlist_statistic.i" @echo "... SRC/netlist_statistic.s" @echo "... SRC/netlist_utils.o" @echo "... SRC/netlist_utils.i" @echo "... SRC/netlist_utils.s" @echo "... SRC/netlist_visualizer.o" @echo "... SRC/netlist_visualizer.i" @echo "... SRC/netlist_visualizer.s" @echo "... SRC/node_creation_library.o" @echo "... SRC/node_creation_library.i" @echo "... SRC/node_creation_library.s" @echo "... SRC/odin_error.o" @echo "... SRC/odin_error.i" @echo "... SRC/odin_error.s" @echo "... SRC/odin_ii.o" @echo "... SRC/odin_ii.i" @echo "... SRC/odin_ii.s" @echo "... SRC/odin_memory.o" @echo "... SRC/odin_memory.i" @echo "... SRC/odin_memory.s" @echo "... SRC/odin_util.o" @echo "... SRC/odin_util.i" @echo "... SRC/odin_util.s" @echo "... SRC/parse_making_ast.o" @echo "... SRC/parse_making_ast.i" @echo "... SRC/parse_making_ast.s" @echo "... SRC/partial_map.o" @echo "... SRC/partial_map.i" @echo "... SRC/partial_map.s" @echo "... SRC/read_xml_config_file.o" @echo "... SRC/read_xml_config_file.i" @echo "... SRC/read_xml_config_file.s" @echo "... SRC/scope_util.o" @echo "... SRC/scope_util.i" @echo "... SRC/scope_util.s" @echo "... SRC/simulate_blif.o" @echo "... SRC/simulate_blif.i" @echo "... SRC/simulate_blif.s" @echo "... SRC/string_cache.o" @echo "... SRC/string_cache.i" @echo "... SRC/string_cache.s" @echo "... SRC/subtractions.o" @echo "... SRC/subtractions.i" @echo "... SRC/subtractions.s" @echo "... main.o" @echo "... main.i" @echo "... main.s" @echo "... verilog_bison.o" @echo "... verilog_bison.i" @echo "... verilog_bison.s" @echo "... verilog_flex.o" @echo "... verilog_flex.i" @echo "... verilog_flex.s" .PHONY : help #============================================================================= # Special targets to cleanup operation of make. # Special rule to run CMake to check the build system integrity. # No rule that depends on this can have commands that come from listfiles # because they might be regenerated. cmake_check_build_system: cd /home/mdasoh/src/symbiflow/vtr-verilog-to-routing/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 .PHONY : cmake_check_build_system